- Singapore
Full Time ISP RTL Design Engineer Jobs, in OMNIVISION - Maukerja
Share
Save
Working Location
Job Description
Responsibilities
Description
Responsibilities
Responsibilities
- Responsible for implementing ISP Algorithm into HW using Verilog, SystemVerilog and/or SystemC (High Level Synthesis)
- Verify Logic at ISP level and Digital System level
- Optimize Design for less gate count and low power consumption
- Drive ISP Design activities in close collaboration with ISP Algorithm Team
- Minimum MSEE, or BSEE, or related/equivalent discipline
- Experience / knowledge in RTL, C/C++ programming and verification
- Strong debugging and problem-solving skills
- Good communication and interpersonal skills
- Result oriented and adaptable to changes
- C++/SystemC knowledge with High Level Synthesis experience is a plus.
- Experience / knowledge in CMOS Image Sensor is a plus
Important Information
Never provide your bank or credit card details when applying for jobs. Do not transfer any money or complete unrelated online surveys. If you see something suspicious, Report this Job ad.
Learn More