The candidate will perform the iming closure, power/signal integrity signoff and EM/IR signoff
The candidate will have the opportunity to work on many varieties of challenging designs, i.e. low power and high speed designs at the latest technology nodes.
The responsibility of the candidate includes participating in or leading next generation physical design, methodology and flow development....