Perform gate-level netlist to GDSII implementation, including floorplanning, placement & routing, clock tree synthesis (CTS), timing sign-off, and physical verification.
Research and propose alternative parts with effective solutions in consideration of avoiding major software & product calibration, hardware topology changes to replace EOL parts in NI products.