For Employers - Post Jobs
Contact Us
Jobs
Companies
Forums
17 VLSI Design Jobs in Malaysia | Job Vacancies | July 2026 | Maukerja
Paparan 17 hasil carian kerja kosong untuk
"vlsi design"
Jangan lepaskan peluang untuk kerja Vlsi Design terkini!
Urus Pemberitahuan
Undisclosed
KL City
- Logic synthesis
- Timing design & verification
- DFT implementation & verification ...
Posted
11 days ago
Undisclosed
Singapore
- Develop synthesizable RTL in Verilog/SystemVerilog for custom on-chip test, monitoring, and diagnostic IP targeting analog and mixed-signal failure detection.
- Design and verify digital logic blocks such as test controllers, sequencing logic, sensor/interface control logic, measurement and monitoring logic, data capture and comparison logic, and failure detection and reporting logic.
- Build clean register and bus-connected interfaces, for example APB, AHB, or AXI-lite based control and status paths, to enable firmware interaction and subsystem integration. ...
Posted
9 days ago
OMNIVISION TECHNOLOGIES SINGAPORE PTE. LTD.
SGD5,000 - SGD5,000 Sebulan
Singapore
- Develop synthesizable RTL in Verilog/SystemVerilog for custom on-chip test, monitoring, and diagnostic IP targeting analog and mixed-signal failure detection.
- Design and verify digital logic blocks such as test controllers, sequencing logic, sensor/interface control logic, measurement and monitoring logic, data capture and comparison logic, and failure detection and reporting logic.
- Build clean register and bus-connected interfaces, for example APB, AHB, or AXI-lite based control and status paths, to enable firmware interaction and subsystem integration. ...
Posted
11 days ago
Senior Staff Engineer, Chip Design - Device Development Senior Staff Engineer, Chip Design - Device Development
OSRAM Opto Semiconductors (Malaysia) Sdn. Bhd., Penang
Undisclosed
- Designing, realization and evaluation of AlInGaN based semiconductor chips
- Special focus on innovative approaches towards high performance/high current LEDs
- Development of novel or optimized process flows for chip manufacturing in strong cooperation with process development and manufacturing in global teams ...
Posted
17 days ago
Undisclosed
Malaysia
- Synthesis, LEC, Low power checks, Memory BIST insertion, Constraints validation.
- Collaborate with RTL designers, physical design, and DFT teams to ensure early detection and resolution of issues related to synthesis, constraints, and timing.
- Communicate effectively with all stakeholders across the organization ...
Posted
18 days ago
Nanyang Technological University
Undisclosed
Singapore
- School of Electrical and Electronic Engineering is one of the founding Schools of the Nanyang Technological University. Built on a culture of excellence, the School is renowned for its high academic standards and research. With over 3,000 undergraduates students and 2,000 graduate students it is one of the largest EEE schools in the world and ranks 4th in the field of Electrical & Electronic Engineering in the 2025 QS World University Rankings by Subjects.
- Today, the School has become one of the world’s largest engineering schools that nurtures competent engineers and researchers. Each year, the School graduates over a thousand students who are ready to take on great ambitions and challenges.
- For more details, please view: https://www.ntu.edu.sg/eee ...
Posted
24 days ago
ASEM - Advanced Semiconductor Academy Of Malaysia
Undisclosed
- ASIC design methodologies and industry-standard design flow
- RTL design using Verilog HDL
- Functional verification with SystemVerilog ...
Posted
19 days ago
Undisclosed
Malaysia
- Lead RTL design and implementation for AI chip SoC and subsystems.
- Own key modules such as AI accelerator control logic, DMA, NoC/interconnect, memory subsystem, die-to-die/chip-to-chip interfaces, register blocks, interrupt, clock/reset, and low-power control.
- Define microarchitecture, RTL partitioning, interfaces, and implementation plans. ...
Posted
3 days ago
Undisclosed
Singapore
- Work on IP Design and Verification.
- RTL Digital design.
- IP and System Architecture definition. ...
Posted
5 days ago
SGD11,250 - SGD11,250 Sebulan
Singapore
- About Us
- Founded in 2012, ByteDance's mission is to inspire creativity and enrich life. With a suite of more than a dozen products, including TikTok, Lemon8, CapCut and Pico as well as platforms specific to the China market, including Toutiao, Douyin, and Xigua, ByteDance has made it easier and more fun for people to connect with, consume, and create content.
- Why Join ByteDance ...
Posted
9 days ago
SGD6,500 - SGD6,500 Sebulan
Singapore
- About Us
- Founded in 2012, ByteDance's mission is to inspire creativity and enrich life. With a suite of more than a dozen products, including TikTok, Lemon8, CapCut and Pico as well as platforms specific to the China market, including Toutiao, Douyin, and Xigua, ByteDance has made it easier and more fun for people to connect with, consume, and create content.
- Why Join ByteDance ...
Posted
9 days ago
Undisclosed
Singapore
- Design high-speed analog circuits for DDR PHY interfaces (DDR4/DDR5/LPDDR5/6).
- Key modules: PLLs, DLLs, TX/RX channels, ODT (On-Die Termination), equalizers (CTLE/DFE), voltage regulators.
- Optimize power, performance, area (PPA), and signal integrity (SI). ...
Posted
9 days ago
SGD9,000 - SGD9,000 Sebulan
Singapore
- Design high-speed analog circuits for DDR PHY interfaces (DDR4/DDR5/LPDDR5/6).
- Key modules: PLLs, DLLs, TX/RX channels, ODT (On-Die Termination), equalizers (CTLE/DFE), voltage regulators.
- Optimize power, performance, area (PPA), and signal integrity (SI). ...
Posted
11 days ago
Undisclosed
Singapore
- Work on IP Design and Verification.
- RTL Digital design.
- IP and System Architecture definition. ...
Posted
11 days ago
SGD5,800 - SGD5,800 Sebulan
Singapore
- Netlist to GDSII at block level, Subsystem Level and at Full chip.
- Worked on multiple tapeouts on Netlist to GDSII
- Hierarchical partitioning and budgeting of block-level subsystems. ...
Posted
16 days ago
Undisclosed
Malaysia
- End-to-end physical design: Floorplan, PnR, CTS, routing
- Drive timing closure using STA (MCMM analysis)
- Fix setup/hold violations and optimize PPA (power, performance, area) ...
Posted
25 days ago
Microchip Technology Inc.
Undisclosed
George Town
- To lead technically in ASIC physical design domain, which may include stages from design specification understanding till layout and timing signoff for tapeout
- To develop and signoff I.C. design projects physical design and flow improvement. Responsibilities include (as applicable)
- Effective and efficient auto Place-and-Route implementation, covering floorplanning, PG mesh, placement, CTS, routing and chip-finishing ...
Posted
a month ago
Cari Lokasi:
Papar Lebih Lokasi
Cari Syarikat:
Cari Kerja "vlsi design" Berdasarkan:
Cari Kerja "vlsi design" Berdasarkan: