- Singapore
Lokasi Kerja
Penerangan Kerja
Tanggungjawab
Responsibility
1. Participate in chip product specification definition, including algorithm analysis and module-level specification development; 2. Implement and verify digital circuits at the RTL level, performing power, performance, and area (PPA) optimization; 3. Conduct digital circuit synthesis, timing analysis, and related design tasks.
Requirement
1. Experience in developing algorithm-based digital circuits; candidates with experience in PPA optimization, complex IP design, or ultra-low-power circuit design are preferred;
2. Proficient in Verilog or SystemVerilog, and skilled in using scripting languages such as C, Tcl, Shell, Perl, or Python;
3. Familiar with SDC constraint writing and Netlist ECO flows; proficient with EDA tools such as VCS, Verdi, DC, Formality, and SpyGlass; knowledge of PT tool usage or UVM verification methodology is a plus.
Peringatan Penting
Jangan pernah kongsikan maklumat bank atau kad kredit anda semasa memohon pekerjaan. Elakkan membuat sebarang pembayaran atau mengisi survey yang tidak berkaitan. Jika ada yang mencurigakan, sila laporkan iklan pekerjaan ini segera.