Minimum 5 years of experience in IT strategy, IT planning, business analysis, business process re-engineering (BPR), digital transformation, or related functions, within an IT department or technology function.
Develop synthesizable RTL in Verilog/SystemVerilog for custom on-chip test, monitoring, and diagnostic IP targeting analog and mixed-signal failure detection.